

General Description

The MAX3873 is a compact, low-power 2.488Gbps/ 2.67Gbps clock-recovery and data-retiming IC for SDH/SONET applications. The phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input. The input data is then retimed by this recovered clock, providing a clean data output. The MAX3873 meets all SDH/SONET jitter specifications, does not require an external reference clock to aid in frequency acquisition, and provides excellent tolerance to both deterministic and sinusoidal jitter. The MAX3873 provides a PLL loss-of-lock (LOL) output to indicate whether the CDR is in lock. The recovered data and clock outputs are CML with on-chip 50Ω back terminations on each line. The clock output can be powered down if not used.

The MAX3873 is implemented in Maxim's second-generation SiGe process and consumes only 260mW at +3.3V supply (output clock disabled, low output swing). The device is available in a 4mm x 4mm 20-pin QFN exposed-pad package and operates from -40°C to +85°C.

Applications

Switch Matrix Backplanes SDH/SONET Receivers and Regenerators Add/Drop Multiplexers Digital Cross-Connects SDH/SONET Test Equipment **DWDM Transmission Systems**

Typical Application Circuit appears at end of data sheet.

Features


- ♦ Fully Integrated Clock Recovery and Data Retiming
- ♦ Power Dissipation: 260mW with +3.3V Supply
- ♦ Clock Jitter Generation: 5mUlRMS
- ♦ Exceeds ANSI, ITU, and Bellcore SDH/SONET **Jitter Specifications**
- ◆ Differential Input Range: 50mVp-p to 1.6Vp-p
- ♦ Single +3.3V Power Supply
- ♦ PLL Fast Track (FASTRACK) Mode Available
- ♦ Clock Output Can Be Disabled
- ♦ Input Data Rate: 2.488Gbps or 2.67Gbps
- ♦ Selectable Output Amplitude
- **♦ Tolerates 2000 Consecutive Identical Digits**
- ♦ Loss-of-Lock Indicator
- ♦ Differential CML Data and Clock Outputs
- ♦ Operating Temperature Range: -40°C to +85°C

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX3873EGP	-40°C to +85°C	20 QFN-EP* (4mm × 4mm)

*Exposed pad

Pin Configuration



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC} 0.5V to +5.0V	Operating Temperature Range	40°C to +85°C
Voltage at SDI± (VCC - 1.0V) to (VCC + 0.5V)	Storage Temperature Range	50°C to +150°C
CML Output Current at SDO±, SCLKO±22mA	Processing Temperature	
Voltage at LOL, FASTRACK, FIL±, SCLKEN	Lead Temperature (soldering, 10s)	+300°C
MODE, RATESET0.5V to (VCC + 0.5V)	, , , , , , , , , , , , , , , , , , , ,	
Continuous Power Dissipation (T _A = +85°C)		
20-Pin OFN (derate 20 0mW/°C above +85°C) 1300mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } 2.488 \text{Gbps}, V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
0 10 1		MODE = GND, SCLKEN = Low (Note 2)		79	99	
Supply Current	Icc	MODE = OPEN, SCLKEN = High (Note 2)		105		mA
CML INPUT SPECIFICAT	IONS (SDI+,	SDI-)				•
Differential Input Voltage	V _{ID}	Figure 1	50		1600	mVp-p
Single-Ended Input Voltage	V _{IS}	Figure 1	V _{CC} - 0.	8	V _{CC} + 0.4	V
Input Common-Mode Voltage		DC-coupled, Figure 1	VCC - VIE)/4		V
Input Termination to VCC	RIN		40	50	60	Ω
CML OUTPUT SPECIFICA	ATIONS (SD	O+, SDO-, SCLKO+, SCLKO-)				
		MODE = Open (Note 3)	600	660	1000	
Differential Output Swing		MODE = V _{CC} (Note 3)	400	500	800	mVp-p
		MODE = GND (Note 3)	200	330	600	<u> </u>
Differential Output Resistance	Ro		80	100	120	Ω
		MODE = Open (Note 3)		V _{CC} - 0.	17	
Output Common-Mode Voltage		MODE = V _{CC} (Note 3)		V _{CC} - 0.	13	V
voitage		MODE = GND (Note 3)		Vcc - 0.	08]
TTL INPUT/OUTPUT SPE	CIFICATION	S (FASTRACK, TOL, SCLKEN, MODE, RATESET)				
Input High Voltage	V _{IH}		2.0			V
Input Low Voltage	V _{IL}				0.8	V
Input Current			-30		+30	μΑ
Output High Voltage	VoH	I _{OH} = sourcing 40µA	2.4		·	V
Output Low Voltage	VoL	I _{OL} = sinking 2mA			0.4	V

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, C_F = 0.01 \mu\text{F}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}.$ Typical values are at $V_{CC} = +3.3 \text{V}, 2.488 \text{Gbps}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Carial Input Data Data		RATESET = Low		2.488		Chno	
Serial Input Data Rate		RATESET = High		2.67		Gbps	
Clock-to-Q Delay	tclk-q	Figure 2 (Note 5)	-70		+70	ps	
Jitter Peaking	JP	$f \le 2MHz$			0.1	dB	
Jitter Transfer Bandwidth	J _{BW}	RATESET = Low			2.0	MHz	
		f = 70kHz, 0.4UI deterministic jitter on input data		6.9			
Sinusoidal Jitter		f = 100kHz, 0.4UI deterministic jitter on input data	2.12	4.5		م مالا	
Tolerance (Note 6)		f = 1MHz, 0.4UI deterministic jitter on input data	0.33	0.6	6.8 mUI _{RMS} 62 mUI _{P-P}		
		f = 10MHz, 0.4UI deterministic jitter on input data	0.15	0.3			
Jitter Generation	logu	(Note 7)		5.0	6.8	mUlp-p	
Jiller Generation	JGEN	(Note 1)		45	62	mUlp-p	
Clock Output Edge Speed		(20% to 80%)		60	110	ps	
Data Output Edge Speed		(20% to 80%)		60	110	ps	
Tolerated Consecutive Identical Digits				2000		bits	
SDI± Input Return Loss		100kHz to 2.5GHz		17		alD	
(-20log(S ₁₁))		2.5GHz to 4.0GHz		14	•	dB	
Frequency Acquisition Time		Figure 4		1.0		ms	
LOL Assert Time		Figure 4		1.6		μs	

Note 1: At $T_A = -40$ °C, DC characteristics are guaranteed by design and characterization.

Note 2: CML outputs open.

Note 3: $R_L = 50\Omega$ to V_{CC} .

Note 4: AC characteristics are guaranteed by design and characterization.

Note 5: Relative to the falling edge of SCLKO+. Refer to Figure 2.

Note 6: Measured with 223 -1 PRBS.

Note 7: Jitter BW = 12kHz to 20MHz.




Figure 2. Definition of Clock-to-Q Delay

SCLKO+

SD0

tclk

t_{CLK-Q}

Figure 1. Definition of Input Voltage Swing




Figure 3. Definition of Phase Acquisition Time






Figure 4. Definition of LOL Assert Time and Frequency Acquisition Time

Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$







(2.488Gbps) 223 - 1 PATTERN RMS = 2.0psrms


10ps/div



JITTER TOLERANCE











Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









Pin Description

PIN	NAME	FUNCTION
1	RATESET	Input Rate Select. Connect to TTL low for 2.488Gbps data and to TTL high for 2.67Gbps data.
2, 5, 6	Vcc	+3.3V Supply Voltage
3	SDI+	Positive Serial Data Input
4	SDI-	Negative Serial Data Input
7	FASTRACK	PLL Fast Track Control, TTL Input. When FASTRACK is TTL high, the PLL is switched to a fast-track mode for fast phase acquisition. When FASTRACK is TTL low, the PLL operates normally.
8	VCC_VCO	+3.3V VCO Supply Voltage
9	MODE	Output Amplitude Mode Select. MODE = OPEN sets the CML output amplitude to high; MODE = High sets the output amplitude to medium; and MODE = Low sets the output amplitude to low.

Pin Description (continued)

PIN	NAME	FUNCTION
10	SCLKEN	Clock Output Enable, TTL Input. When SCLKEN = OPEN or SCLKEN = High, the clock outputs (SCLKO \pm) are enabled. When SCLKEN = Low, the clock outputs are disabled and SCLKO \pm = V _{CC} .
11	SCLKO-	Negative Clock Output, CML. This output can be disabled by setting SCLKEN to Low.
12	SCLKO+	Positive Clock Output, CML. This output can be disabled by setting SCLKEN to Low.
13	VCC_BUF	+3.3V CML Output Buffer Supply Voltage
14	SDO-	Negative Data Output, CML
15	SDO+	Positive Data Output, CML
16	LOL	Loss-of-Lock Output, TTL (Active-Low). The LOL output indicates a PLL lock failure.
17, 20	GND	Supply Ground
18	FIL-	Negative PLL Loop Filter Connection. Connect a 0.01µF capacitor between FIL+ and FIL
19	FIL+	Positive PLL Loop Filter Connection. Connect a 0.01µF capacitor between FIL+ and FIL
EP	Exposed Pad	Ground. The exposed pad must be soldered to the circuit board ground for proper electrical and thermal operation.
CP	Corner Pins	Ground. The corner pins must be soldered to supply ground.

Detailed Description

The MAX3873 consists of a fully integrated phase-locked loop (PLL), input amplifier, and CML output buffers (Figure 5). The PLL consists of a phase/frequency detector, a loop filter, and a voltage-controlled oscillator (VCO).

This device is designed to deliver the best combination of jitter performance and power dissipation by using a fully-differential signal architecture and low-noise design techniques.




Figure 5. Functional Diagram

Input Amplifier

The input amplifier provides internal 50Ω line terminations and can accept a differential input amplitude from 50mVp-p to 1600mVp-p. The structure of the input amplifier is shown in Figure 9.

Phase Detector

The phase detector incorporated in the MAX3873 produces a voltage proportional to the phase difference between the incoming data and the internal clock. Because of its feedback nature, the PLL drives the error voltage to zero, aligning the recovered clock to the center of the incoming data eye for retiming.

Frequency Detector

The digital frequency detector (FD) aids frequency acquisition during startup conditions. The frequency difference between the received data and the VCO clock is derived by sampling the VCO outputs on each edge of the data input signal. The FD drives the VCO until the frequency difference is reduced to zero. Once frequency acquisition is complete, the FD returns to a neutral state.

Loop Filter and VCO

The phase detector and frequency detector outputs are summed into the loop filter. An external capacitor, C_F, is required to set the PLL damping ratio. Refer to *Design Procedure* for guidelines on selecting this capacitor.



The loop filter output controls the on-chip LC VCO running at either 2.488GHz or 2.67GHz. The VCO provides low phase noise and is trimmed to the correct frequency. Clock jitter generation is typically 2psrms within a jitter band of 12kHz to 20MHz.

Loss-of-Lock Monitor

A loss-of-lock ($\overline{\text{LOL}}$) monitor is incorporated in the MAX3873 to indicate either a loss of frequency lock or the absence of incoming data. Under loss of lock conditions, $\overline{\text{LOL}}$ may momentarily assert high due to noise.

Design Procedure

Setting the Loop Filter

The MAX3873 is designed for both regenerator and receiver applications. Its fully integrated PLL is a classic second-order feedback system, with a loop bandwidth (J_{BW}) below 2.0MHz. The external capacitor, C_F, can be adjusted to set the loop damping. Figures 6 and 7 show the open-loop and closed-loop transfer functions. The PLL zero frequency, f_Z, is a function of external capacitor C_F, and can be approximated according to:

$$f_Z = \frac{1}{2\pi(3000\Omega)C_F}$$

with CF expressed in F.

For an overdamped system, the jitter peaking (Jp) of a second-order system can be approximated by:

$$J_P = 20log \left(1 + \frac{f_Z}{J_{BW}}\right)$$




Figure 6. Open-Loop Transfer Function

For example, using CF = 2000pF results in jitter peaking of 0.2dB. Reducing CF below 500pF may result in PLL instability. The recommended value is CF = 0.01μ F to guarantee a maximum jitter peaking of less than 0.1dB. CF must be a low TC, high-quality capacitor of type X7R or better.

FASTRACK Mode

The MAX3873 has a PLL fast-track (FASTRACK) mode to decrease locking time in switched data applications. In applications where the input data is switched from one source to another, there is a brief period where there is no valid data input to the MAX3873. In the absence of input data, the PLL phase will slowly drift from the ideal position. By enabling FASTRACK during reacquisition, the time required to regain phase alignment is reduced. This is accomplished by increasing the loop bandwidth by approximately 50%.

The bandwidth of the MAX3873 is also linearly dependent upon the transition density of the input data. By using a preamble of 1200 bits of a 1–0 pattern during switching, the loop bandwidth is increased by a factor of approximately 2 (see Figure 3). Thus by using a 1–0 pattern preamble and enabling FASTRACK, the PLL bandwidth is increased by a factor of approximately 3, resulting in the fastest possible reacquisition of phase lock.

FASTRACK will increase the rate at which the MAX3873 can acquire the proper phase, assuming that the VCO is already running at the proper frequency. On startup conditions, however, the VCO frequency will be significantly different from the input data, and the time required to lock to the incoming data will be increased to approximately 1.0ms.




Figure 7. Closed-Loop Transfer Function

Sinusoidal Jitter Tolerance and Input Deterministic Jitter Trade-Offs

The MAX3873 has excellent jitter tolerance. Adding DJ to the input will close the eye opening and result in reduced sinusoidal jitter tolerance. It can typically tolerate more than 0.3Ulp-p of 10MHz jitter when measured with a 2²³ - 1 PRBS data stream with 0.4Ul of deterministic jitter (DJ). This gives a total high-frequency jitter tolerance of 0.7Ul. Refer to the Jitter Tolerance vs. Pulse-Width Distortion and Jitter Tolerance vs. Deterministic Jitter graphs in the *Typical Operating Characteristics*.

Input and Output Terminations

The MAX3873's digital CML outputs (SDO+, SDO-, SCLKO+, SCLKO-) have selectable output amplitude controlled by the MODE input. If the SCLKO outputs are not used, they can be disabled (see the Supply Current vs. Temperature graph in the *Typical Operating Characteristics*).

The structure of the high-speed digital outputs is shown in Figure 8. The MODE input sets the current in the current source, thereby controlling the output swing. The SCLKEN input sets the current in the SCLKO current source to 0mA, disabling the output.

The structure of the CML inputs (SDI \pm) is shown in Figure 9. Unless the CML input is DC-coupled to a CML output,

it is recommended to use AC-coupling with the CML inputs to avoid upsetting the common-mode voltage.

_Applications Information

Consecutive Identical Digits (CID)

The MAX3873 has a low phase and frequency drift in the absence of data transitions. As a result, long runs of consecutive zeros and ones can be tolerated while maintaining a BER of less than 10^{-10} . The CID tolerance is tested using a 2^{13} - 1 PRBS, substituting a long run of zeros to simulate the worst case. A CID tolerance of 2000 bits is typical.

Exposed-Pad Package

The exposed-pad (EP), 20-pin QFN incorporates features that provide a very low thermal-resistance path for heat removal from the IC. The pad is electrical ground on the MAX3873 and must be soldered to the circuit board for proper thermal and electrical performance.

Layout

Circuit board layout and design can significantly affect the MAX3873's performance. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on the data and clock signals. Power-supply decoupling should be placed as close to the VCC pins




Figure 8. CML Output Model





Figure 9. CML Input Model

Typical Application Circuit




as possible. Take care to isolate the input from the output signals to reduce feedthrough.

Chip Information

TRANSISTOR COUNT: 2028 PROCESS: SiGe BiCMOS

Package Information



Package Information (continued)

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)		
2. DIMENSIONING & TOLERANCES CONFORM MUST TO AS	SME Y14.5M 1994.		
N IS THE NUMBER OF TERMINALS. Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.	&	SY COMMON B DIMENSIONS C MIN. NOM. MAX.	N _O T _E
DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.	MEASURED	A - 0.85 1.00 A1 0.00 0.01 0.05 A2 - 0.65 0.80	11
5 THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE T PACKAGE BY USING INDENTATION MARK OR OTHER F	OP SURFACE OF THE EATURE OF PACKAGE BODY.	A3 0.20 REF. D 4.00 BSC	
6 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTION	NAL.	D1 3.75 BSC E 4.00 BSC	+-
7. ALL DIMENSIONS ARE IN MILLIMETERS.		E1 3.75 BSC	#
8 THE SHAPE SHOWN ON FOUR CORNERS ARE NOT AC	TUAL I/O.	θ 12° P 0.24 0.42 0.60	+
9. PACKAGE WARPAGE MAX 0.05mm.		R 0.13 0.17 0.23	
10. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM	MEACHDING		
APPLIED ONLY FOR TERMINALS.	MEASURING.		
12. MEETS JEDEC MO220.			
PITCH VARIATION A NOT SELECT VARIAT	ION B	TION C S PITCH VARIATIC	ON D
ا MIN. NOM. MAX. و السام. NOM.	MAX. E WIIIA. INCIVI.	1 1417 177.	MAX. No _{TE}
© 0.80 BSC © 0.65 BSC N 12 3 N 16	■ 0.50 BS0	3 N 24	3
Nd 3 3 Nd 4 Ne 3 3 Ne 4	3 Nd 5 3 Ne 5	3 Nd 6 3 Ne 6	3
L 0.50 0.60 0.75 L 0.50 0.60	0.75 L 0.50 0.60	0.75 L 0.30 0.40	0.55
b 0.28 0.33 0.40 4 b 0.23 0.28 Q 0.30 0.40 0.65 Q 0.30 0.40	0.35 4 b 0.18 0.23 0.65 Q 0.30 0.40	0.30 4 b 0.18 0.23 0.65 Q 0.00 0.20	0.30 4
D2 SEE EXPOSED PAD VARIATION: A, B D2 SEE EXPOSED PAD VARIATION: A, B F2 SEE EXPOSED P			
EZISEE EXPOSED FAD VARIATION. A, B	ATION: A, B EZISEE EXPOSED PAD VAI	MATION. A, B EZ SEE EXPOSED PAD VANIA	TION. A
SYMBOLS D2 E2	NOTE		
EXPOSED PAD A 1.95 2.10 2.25 1.95 2.10 2.25			
VARIATIONS B 1.55 1.70 1.85 1.55 1.70 1.85			
EXAMPLE: WE CAN CALL VARIATION "BB" FOR 16 TERMIN	IAL QFN	PROPRIETARY INFORMATION	
WITH 1.70x1.70 mm NOMINAL EXPOSED PAD D		TITLE	
THE FORMER ONE IN VARIATION IS FOR PITCH		PACKAGE DUTLINE, 12,16,20,24L QFN,	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.